

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/620,492	07/16/2003		Majid Movahed Mansoori	TI-35375	9069	
23494	7590	08/10/2005		EXAMINER		
TEXAS IN P O BOX 65		ENTS INCORPOR	LINDSAY JR,	LINDSAY JR, WALTER LEE		
DALLAS, 1				ART UNIT	PAPER NUMBER	
2.122.10,	7			2812		

DATE MAILED: 08/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

					N				
		Application	on No.	Applicant(s)					
	Office Action Commons	10/620,49	2	MANSOORI ET AL	Ĺ				
	Office Action Summary	Examiner		Art Unit					
		Walter L. l		2812					
Period fo	The MAILING DATE of this communicate or Reply	ion appears on the	cover sheet with the	correspondence address					
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA nsions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communicate period for reply specified above is less than thirty (30) day period for reply is specified above, the maximum statutor tree to reply within the set or extended period for reply will, the period for reply will, the period for reply will, the set or extended period for reply will, the period for reply will, the set or extended period for reply will, the period for reply will will be period for reply will be per	TION. CFR 1.136(a). In no evention. ys, a reply within the statuy period will apply and wipy statute, cause the apply	ent, however, may a reply be ti story minimum of thirty (30) da Il expire SIX (6) MONTHS fror ication to become ABANDON	mely filed  ys will be considered timely.  In the mailing date of this communic  ED (35 U.S.C. § 133).	ation.				
Status									
1)	Responsive to communication(s) filed or	n .		•					
	This action is FINAL. 2b) This action is non-final.								
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims								
5)⊠ 6)⊠ 7)⊠	Claim(s) 1.2 and 4-28 is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.  Claim(s) 1.2 and 4-14 is/are allowed.  Claim(s) 15-19,21,27 and 28 is/are rejected.  Claim(s) 20 and 22-26 is/are objected to.  Claim(s) are subject to restriction and/or election requirement.								
Applicat	ion Papers								
9)[	The specification is objected to by the Ex	kaminer.							
10)	The drawing(s) filed on is/are: a)	accepted or b)	objected to by the	Examiner.					
	Applicant may not request that any objection	to the drawing(s) b	e held in abeyance. Se	ee 37 CFR 1.85(a).					
11)	Replacement drawing sheet(s) including the The oath or declaration is objected to by								
Priority (	under 35 U.S.C. § 119								
a)	Acknowledgment is made of a claim for a laim for a laim b) Some * c) None of:  1. Certified copies of the priority documents of the priority documents. Copies of the certified copies of the application from the International See the attached detailed Office action for the later act	uments have bee uments have bee ne priority docume Bureau (PCT Rul	n received. n received in Applica ents have been receive 17.2(a)).	tion No /ed in this National Stage					
Attachmen	it(s)								
	ce of References Cited (PTO-892)		4) Interview Summar Paper No(s)/Mail [						
3) Infor	ce of Draftsperson's Patent Drawing Review (PTO-t mation Disclosure Statement(s) (PTO-1449 or PTC er No(s)/Mail Date			Patent Application (PTO-152)					

Art Unit: 2812

#### **DETAILED ACTION**

This Office Action is in response to an Amendment filed 5/31/2005.

Currently, claims 1-2 and 4-28 are pending. Claims 3 and 29-44 are canceled.

#### Specification

1. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

#### Drawings

2. The drawings were received on 5/31/2005. These drawings are accepted.

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 15 and 21 are rejected under 35 U.S.C. 102(e) as being anticipated by Dokumaci et al. (U.S. Patent No. 6,686,637 filed 11/21/2002).

Dokumaci shows the method as claimed, in Figs. 1-12 and corresponding text as: forming a layer of dielectric material (104) over a substrate (106) (Fig. 1) (col. 3, lines 6-19); forming a layer of poly-SiGe with carbon (102) over a dielectric layer situated on the substrate (Fig. 1) (col. 3, lines 6-19) (col. 4, lines 47-55); forming a layer

Art Unit: 2812

of poly-Si (116) over the layer of poly-SiGe (Fig. 6) (col. 3, line 62-col. 4, line 10); patterning the poly-Si (118), poly-SiGe (110) and dielectric layer to form a gate stack (Fig. 10) (col. 4, lines 23-34); and doping exposed portions of the substrate adjacent to the gate stack to form source and drain regions (126) (Fig. 11) (col. 4, lines 11-23) (claim 15). Dokumaci teaches that in the layer of poly-Si includes carbon (Fig. 11)(col. 4, lines 23-34) (claim 21)[carbon is implanted into 118].

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
  - 1. Determining the scope and contents of the prior art.
  - 2. Ascertaining the differences between the prior art and the claims at issue.
  - 3. Resolving the level of ordinary skill in the pertinent art.
  - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 7. Claims 27 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dokumaci (U.S. Patent No. 6,686,637, filed 11/21/2002) in view of Sagnes (U.S. Patent No. 5,998,289, dated 12/7/1999).

Dokumaci shows the method substantially as claimed and as described in the preceding paragraphs.

Art Unit: 2812

Dokumaci lacks anticipation only in not explicitly teaching that: 1) the poly-SiGe layer has a thickness of about 400 to 700 Angstroms (claim 27); and 2) the poly-Si layer has a thickness of about 350 to 750 Angstroms (claim 28).

Sagnes teaches a silicon-germanium gate transistor. Sagnes shows the polycrystalline Si<sub>1-x</sub>Ge<sub>x</sub> layer having a thickness between 50nm (500 Angstroms) and 200 nm (2000 Angstroms) and thickness of polycrystalline Si is between 50nm (500 Angstroms) to 150nm (1500 Angstroms) (col. 3, lines 13-21). The SiGe material, has a lower resistance than polycrystalline silicon, offers the possibility of shifting the threshold voltage of a PMOS and can act as a mid-gap material.

Given the teaching of the references, it would have been obvious to determine the optimum thickness, temperature as well as condition of delivery of the layers involved. See In re Aller, Lacey and Hall (10 USPQ 233-237) It is not inventive to discover optimum or workable ranges by routine experimentation. Note that the specification contains no disclosure of either the critical nature of the claimed ranges or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 f.2d 1575,1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

It would be obvious to one of ordinary skill in the art, at the time the invention was made to modify, the method shown in Dokumaci, where a poly-SiGe layer has a thickness of about 400 to 700 Angstroms and that the poly-Si layer has a thickness of about 350 to 750 Angstroms, as taught by Sagnes, with the motivation that Sagnes

Art Unit: 2812

teaches that SiGe material has a lower resistance than polycrystalline silicon, offers the possibility of shifting the threshold voltage of a PMOS and can act as a mid-gap material.

8. Claims 16-19 are rejected under 35 U.S.C. 103(a) as being obvious over Dokumaci et al. (U.S. Patent No. 6,686,637 filed 11/21/2002) in view of Moslehi (U.S. Patent No. 5,397,909 dated 3/14/1995).

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another": (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(I)(1) and § 706.02(I)(2). Moslehi (U.S. Patent No. 5,397,909).

----

Art Unit: 2812

Dokumaci shows the method substantially as claimed and as described in the preceding paragraphs.

Dokumaci shows the method substantially as claimed, in Figs. 1-12 and corresponding text and, as previously described including: doping exposed regions of the substrate adjacent the gate stack to form source and drain extension regions (120) before forming the source and drain regions (Fig. 10) (col. 4, lines 11-23) (claim 16). Dokumaci teaches forming sidewall spacers (124) adjacent the gate structure prior to forming the source and drain regions (126), but after forming the source and drain extension regions (Fig. 11) (col. 4, lines 11-23) (claim 17).

Dokumaci lacks anticipation only in not explicitly teaching that: 1) the source and drain extension regions are lightly doped relative to the source and drain regions (claim 16); 2) a layer of insulating material is formed over the gate stack and exposed portions of the substrate; and selectively removing portions of the insulating material (claim 18); and 3) the insulating material comprises at least one of silicon nitride and silicon oxide (claim 19).

Moslehi teaches a MOSFET device that employs a double gate, and a lightly doped source drain region. Moslehi forms a dielectric layer (48) on the order of 100 Angstroms (col. 11, lines 25-28) and implants source/drain lightly doped extension region (58) through the dielectric layer before the formation of sidewall spacer (60) (col. 12, lines 41-68). Sidewall spacers (60) are formed by depositing silicon nitride or silicon oxide over the substrate and gate, etching the insulating layer to form the spacers (col. 12, line 67-col. 13, line 20). Additionally the source/drain region (64) is formed to

Page 7

complete the device (col. 13, lines 31-45). The process described by Moslehi lends itself to both p or n-channel devices, it also provides for reduced device punch-through leakage and to reduce degradation of process control due to changes in threshold voltage.

It would have been obvious to one of ordinary skill in the art, at the time the invention was made to modify the method shown in Dokumaci so that the dielectric layer has a thickness of about 100 Angstroms, the source and drain extension regions are lightly doped relative to the source and drain regions, and forming a layer of insulating material over the gate stack and exposed portions of the substrate and selectively removing portions of the insulating material, the insulating material being either silicon nitride or silicon oxide, as taught by Moslehi, with the motivation that Moslehi teaches that both p or n-channel devices can be formed, that a reduction of punch-through leakage is achieved and that degradation of process control due to changes in threshold voltage are reduced.

## Response to Arguments

Applicant's arguments filed 5/31/2005 in Application No. 10/620492 have been 9. fully considered but they are not persuasive. Dokumaci shows the deposition of layer (116) that is then etched or polished, to a level even with the top of oxide (108). Oxide (108) is then removed leaving a patterned gate stack on substrate (106). The examiner thinks that this teaching, anticipates the teaching of claim 15, for the reason that the layer (116) is polished down and layer (108) is then etched away leaving (116) in a gate stack pattern.

Application/Control Number: 10/620,492 Page 8

Art Unit: 2812

# Allowable Subject Matter

10. Claims 20 and 22-26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

- 11. Claims 1, 2 and 4-14 are allowed.
- 12. The following is a statement of reasons for the indication of allowable subject matter: the prior art, either singly or in combination fails to anticipate or render obvious, the limitations of:

...forming a polysilicon seed layer over the dielectric layer;

forming a layer of poly-Si over the layer of poly-SiGe; and

patterning the poly-Si, poly-SiGe and dielectric layers to form the gate stack,

wherein the polysilicon seed layer is patterned in forming the gate stack, as required by

claim 1;

...forming a polysilicon seed layer over the layer of dielectric material, as required by claim 20;

- ... wherein the seed layer over the dielectric layer, as required by claim 22;
- ... wherein the seed layer includes carbon, as required by claim 23;
- ...wherein the poly-Si, poly-SiGe and seed layers are patterned via an etching process, and wherein the poly-SiGe layer has a greater etch sensitivity to an etchant utilized to etch the layers, as required by claim 24;

...wherein at least one of the seed layer, poly-SiGe layer and poly-Si layer contains a concentration of carbon between about 0.1 to 1.0 atomic percent, as required by claim 25; and

...wherein the seed layer has a thickness of about 100 Angstroms or less, as required by claim 26.

#### Conclusion

13. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Walter L. Lindsay, Jr. whose telephone number is (571) 272-1674. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael S. Lebentritt can be reached on (571) 272-1873. The fax phone

Application/Control Number: 10/620,492 Page 10

Art Unit: 2812

number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Walter L. Lindsay, Jr. Examiner
Art Unit 2812

WLL Adoust 5, 2005